

1988 Index

IEEE Transactions on Semiconductor Manufacturing

Vol. 1

This index covers all items—papers, correspondence, reviews, etc.—that appeared in this periodical during 1988.

The *Author Index* contains the primary entry for each item, listed under the first author's name, and cross-references from all coauthors. The *Subject Index* contains several entries for each item under appropriate subject headings, and subject cross-references.

It is always necessary to refer to the primary entry in the *Author Index* for the exact title, coauthors, and comments/corrections.

AUTHOR INDEX

B

Bernard, Douglas A. Simulation of focus effects in photolithography; *T-SEM Aug 88* 85–97

C

Carlson, Brad A., see O'Clock, George D., Jr., *T-SEM Nov 88* 133–139
Castel, Egil D., see Riley, Paul E., *T-SEM Nov 88* 154–156
Chang, Edward Y., Rao M. Nagarajan, Charles J. Kryzak, and Krishna P. Pande. Hybrid dry – wet chemical etching process for via-holes from gallium arsenide MMIC manufacturing (Corresp.); *T-SEM Nov 88* 157–159

D

Dameron, David H., see McCarthy, Anthony M., *T-SEM Feb 88* 10–15
Dolins, Steven B., Aditya Srivastava, and Bruce E. Flinchbaugh. Monitoring and diagnosis of plasma etch processes; *T-SEM Feb 88* 23–27

F

Ferris-Prabhu, Albert V. Yield implications and scaling laws for submicrometer devices; *T-SEM May 88* 49–61
Fichtenholz, Zinovy, see Pesotchinsky, Leon L., *T-SEM Feb 88* 16–22
Flinchbaugh, Bruce E., see Dolins, Steven B., *T-SEM Feb 88* 23–27
Fu, Chong-Cheung, see McCarthy, Anthony M., *T-SEM Feb 88* 10–15

G

Glassey, C. Roger, and Mauricio G. C. Resende. Closed-loop job release control for VLSI circuit manufacturing; *T-SEM Feb 88* 36–46
Glassey, C. Roger, see Lozinski, Christopher, *T-SEM Nov 88* 147–153
Gruenschlaeger, Carol W., see Sheldon, Douglas J., *T-SEM Nov 88* 140–146

H

Hayden, James D., see Sheldon, Douglas J., *T-SEM Nov 88* 140–146
Henis, Neil B., see Sheldon, Douglas J., *T-SEM Nov 88* 140–146
Hodges, David A., Ed. Foreword (Edtl.); *T-SEM Feb 88* 1–2
Huck, Michael W., see O'Clock, George D., Jr., *T-SEM Nov 88* 133–139

K

Kammerdiner, Lee, see Sheldon, Douglas J., *T-SEM Nov 88* 140–146
Katz, William, see O'Clock, George D., Jr., *T-SEM Nov 88* 133–139
Kelleher, Patrick, see Sheldon, Douglas J., *T-SEM Nov 88* 140–146
Klein, Michael F. A structured methodology for IC photolithography synthesis in semiconductor manufacturing; *T-SEM Feb 88* 28–35
Kryzak, Charles J., see Chang, Edward Y., *T-SEM Nov 88* 157–159

L

Lamarre, Philip A., Rebecca Ann McTaggart, and Robert L. Mozzi. Contrast tuning, image reversal, and automated track developing; *T-SEM Aug 88* 98–104

Lord, H. A. Thermal and stress analysis of semiconductor wafers in a rapid thermal processing oven; *T-SEM Aug 88* 105–114

Lozinski, Christopher, and C. Roger Glassey. Bottleneck starvation indicators for shop floor control; *T-SEM Nov 88* 147–153

Lukaszek, Wes, see McCarthy, Anthony M., *T-SEM Feb 88* 10–15

M

McCarthy, Anthony M., Wes Lukaszek, Chong-Cheung Fu, David H. Dameron, and James D. Meindl. A novel technique for detecting lithographic defects; *T-SEM Feb 88* 10–15

McTaggart, Rebecca Ann, see Lamarre, Philip A., *T-SEM Aug 88* 98–104

Meindl, James D., see McCarthy, Anthony M., *T-SEM Feb 88* 10–15

Mozumder, Purnendu K., C. R. Shyamsundar, and Andrzej J. Strojwas. Statistical control of VLSI fabrication processes—I: A framework; *T-SEM May 88* 62–71

Mozumder, Purnendu K., see Shyamsundar, C. R., *T-SEM May 88* 72–82

Mozzi, Robert L., see Lamarre, Philip A., *T-SEM Aug 88* 98–104

N

Nagarajan, Rao M., see Chang, Edward Y., *T-SEM Nov 88* 157–159

O

O'Clock, George D., Jr., Michael W. Huck, Michael S. Peters, Mike J. Turner, Brad A. Carlson, and William Katz. Comparison of $I-V$, CV , and chemical data for quality control studies of SiO_xN_y films on Si; *T-SEM Nov 88* 133–139

Oldham, William G., see Pai, Pei-Lin, *T-SEM Feb 88* 3–9

P

Pai, Pei-Lin, and William G. Oldham. A liftoff process using edge detection (LOPED); *T-SEM Feb 88* 3–9

Pande, Krishna P., see Chang, Edward Y., *T-SEM Nov 88* 157–159

Pesotchinsky, Leon L., and Zinovy Fichtenholz. Comparison of two wafer inspection methods for particle monitoring in semiconductor manufacturing; *T-SEM Feb 88* 16–22

Peters, Michael S., see O'Clock, George D., Jr., *T-SEM Nov 88* 133–139

R

Resende, Mauricio G. C., see Glassey, C. Roger, *T-SEM Feb 88* 36–46

Riley, Paul E., and Egil D. Castel. Planarization of dielectric layers for multilevel metallization (Corresp.); *T-SEM Nov 88* 154–156

S

Sheldon, Douglas J., Carol W. Gruenschlaeger, Lee Kammerdiner, Neil B. Henis, Patrick Kelleher, and James D. Hayden. Application of a two-layer planarization process to VLSI intermetal dielectric and trench isolation processes; *T-SEM Nov 88* 140–146

Shyamsundar, C. R., see Mozumder, Purnendu K., *T-SEM May 88* 62–71

Shyamsundar, C. R., Purnendu K. Mozumder, and Andrzej J. Strojwas. Statistical control of VLSI fabrication processes—II: A software system; *T-SEM May 88* 72–82

Srivastava, Aditya, see Dolins, Steven B., *T-SEM Feb 88* 23–27

Strojwas, Andrzej J., see Mozumder, Purnendu K., *T-SEM May 88* 62–71

Strojwas, Andrzej J., see Shyamsundar, C. R., *T-SEM May 88* 72–82

T

Turner, Mike J., see O'Clock, George D., Jr., *T-SEM Nov 88* 133–139

W

Wein, Lawrence M. Scheduling semiconductor wafer fabrication; *T-SEM Aug 88* 115–130

SUBJECT INDEX

C

Chemical etching

hybrid wet - dry chemical etching process for via holes in GaAs monolithic MIC manufacturing. *Chang, Edward Y., + , T-SEM Nov 88 157-159*

Cleanliness

quality monitoring of SiO_xN_y films; capacitance - voltage and current - voltage measurements. *O'Clock, George D., Jr., + , T-SEM Nov 88 133-139*

wafer inspection for particle monitoring; two methods compared. *Pesotchinsky, Leon L., + , T-SEM Feb 88 16-22*

Computer-aided manufacturing

statistical control of VLSI fabrication processes; framework for computer-aided manufacturing. *Mozumder, Purnendu K., + , T-SEM May 88 62-71*

statistical control of VLSI fabrication processes; software for computer-aided manufacturing. *Shyamsundar, C. R., + , T-SEM May 88 72-82*

Computer-aided manufacturing; cf. Fabrication

D

Dielectric films

quality monitoring of SiO_xN_y films; capacitance - voltage and current - voltage measurements. *O'Clock, George D., Jr., + , T-SEM Nov 88 133-139*

E

Environmental factors; cf. Cleanliness

Etching; cf. Chemical etching; Photolithography; Plasma etching

Expert systems

monitoring materials removed in chemical etching by emission spectroscopy followed by expert system for interpreting endpoint traces. *Dolins, Steven B., + , T-SEM Feb 88 23-27*

F

Fabrication

bottleneck starvation avoidance for inventory and production control in semiconductor manufacture. *Lozinski, Christopher, + , T-SEM Nov 88 147-153*

effect of scheduling on performance of semiconductor wafer facilities. *Wein, Lawrence M., T-SEM Aug 88 115-130*

foreword to initial issue of *IEEE Transactions on Semiconductor Manufacturing* (Edtl.). *Hodges, David A., Ed., T-SEM Feb 88 1-2*

Fabrication; cf. Chemical etching; Cleanliness; Metallization; Photolithography; Plasma etching; Thermal factors

Fabrication, VLSI

application of two-layer planarization process to VLSI intermetal dielectric and trench isolation processes. *Sheldon, Douglas J., + , T-SEM Nov 88 140-146*

closed-loop job release control for VLSI circuit manufacturing. *Glassey, C. Roger, + , T-SEM Feb 88 36-46*

quality monitoring of SiO_xN_y films; capacitance - voltage and current - voltage measurements. *O'Clock, George D., Jr., + , T-SEM Nov 88 133-139*

statistical control of VLSI fabrication processes; framework for computer-aided manufacturing. *Mozumder, Purnendu K., + , T-SEM May 88 62-71*

statistical control of VLSI fabrication processes; software for computer-aided manufacturing. *Shyamsundar, C. R., + , T-SEM May 88 72-82*

yield implications and scaling laws for submicrometer devices. *Ferris-Prabhu, Albert V., T-SEM May 88 49-61*

G

Gallium materials/devices

contrast tuning on automated photolithography track developer; standard spray compared with ultrasonic nozzle for GaAs wafers. *Lamarre, Philip A., + , T-SEM Aug 88 98-104*

hybrid wet - dry chemical etching process for via holes for GaAs monolithic MIC manufacturing. *Chang, Edward Y., + , T-SEM Nov 88 157-159*

+ Check author entry for coauthors

H

Heating; cf. Thermal factors

I

Inspection

wafer inspection for particle monitoring; two methods compared. *Pesotchinsky, Leon L., + , T-SEM Feb 88 16-22*

Inspection; cf. Monitoring

Integrated circuits; cf. Fabrication, VLSI; Microwave integrated circuits

Inventory control

bottleneck starvation avoidance for inventory and production control in semiconductor manufacture. *Lozinski, Christopher, + , T-SEM Nov 88 147-153*

L

Layers; cf. Multilayers

Lithography; cf. Photolithography

M

Manufacturing

foreword to initial issue of *IEEE Transactions on Semiconductor Manufacturing* (Edtl.). *Hodges, David A., Ed., T-SEM Feb 88 1-2*

Manufacturing; cf. Fabrication

Materials processing; cf. Fabrication

Mechanical factors

rapid thermal processing of semiconductor wafers; thermal and stress analysis. *Lord, H. A., T-SEM Aug 88 105-114*

Metallization

liftoff process using edge detection (LOPED). *Pai, Pei-Lin, + , T-SEM Feb 88 3-9*

planarization of dielectric layers for multilevel metallization. *Riley, J. E., + , T-SEM Nov 88 154-156*

MIC; cf. Microwave integrated circuits

Microwave integrated circuits

hybrid wet - dry chemical etching process for via holes for GaAs monolithic MIC manufacturing. *Chang, Edward Y., + , T-SEM Nov 88 157-159*

Monitoring

monitoring materials removed in chemical etching by emission spectroscopy followed by expert system for interpreting endpoint traces. *Dolins, Steven B., + , T-SEM Feb 88 23-27*

Monitoring; cf. Inspection; Quality control

Multilayers

application of two-layer planarization process to VLSI intermetal dielectric and trench isolation processes. *Sheldon, Douglas J., T-SEM Nov 88 140-146*

planarization of dielectric layers for multilevel metallization. *Riley, J. E., + , T-SEM Nov 88 154-156*

P

Particles; cf. Cleanliness

Photolithography

contrast tuning on automated photolithography track developer; standard spray compared with ultrasonic nozzle for GaAs wafers. *Lamarre, Philip A., + , T-SEM Aug 88 98-104*

detecting lithographic defects by developing and etching in one solution. *McCarthy, Anthony M., + , T-SEM Feb 88 10-15*

focus effects simulation; correction to vertical propagation model. *Bernard, Douglas A., T-SEM Aug 88 85-97*

structured methodology for IC photolithography synthesis. *Klein, Michael F., T-SEM Feb 88 28-35*

Planarization

application of two-layer planarization process to VLSI intermetal dielectric and trench isolation processes. *Sheldon, Douglas J., T-SEM Nov 88 140-146*

planarization of dielectric layers for multilevel metallization. *Riley, J. E., + , T-SEM Nov 88 154-156*

Planning; cf. Scheduling

Plasma etching

monitoring materials removed in chemical etching by emission spectroscopy followed by expert system for interpreting endpoint traces. *Dolins, Steven B., + , T-SEM Feb 88 23-27*

Process control; cf. Fabrication

Production systems; cf. Manufacturing

+ Check author entry for subsequent corrections/comments

Q

Quality control

quality monitoring of SiO_xN_y films; capacitance – voltage and current – voltage measurements. *O'Clock, George D., Jr., + , T-SEM Nov 88 133–139*

teuing analysis; cf. Scheduling

S

Scheduling

bottleneck starvation avoidance for inventory and production control in semiconductor manufacture. *Lozinski, Christopher, + , T-SEM Nov 88 147–153*

closed-loop job release control for VLSI circuit manufacturing. *Glassey, C. Roger, + , T-SEM Feb 88 36–46*

effect of scheduling on performance of semiconductor wafer facilities. *Wein, Lawrence M., T-SEM Aug 88 115–130*

iconductor materials/devices; cf. Fabrication

iconductor materials/devices

quality monitoring of SiO_xN_y films; capacitance – voltage and current – voltage measurements. *O'Clock, George D., Jr., + , T-SEM Nov 88 133–139*

icon materials/devices; cf. Specific topic

ftware

statistical control of VLSI fabrication processes; software for computer-aided manufacturing. *Shyamsundar, C. R., + , T-SEM May 88 72–82*

Spectroscopy

monitoring materials removed in chemical etching by emission spectroscopy followed by expert system for interpreting endpoint traces. *Dolins, Steven B., + , T-SEM Feb 88 23–27*

Spraying

contrast tuning on automated photolithography track developer; standard spray compared with ultrasonic nozzle for GaAs wafers. *Lamarre, Philip A., + , T-SEM Aug 88 98–104*

Stress analysis; cf. Thermal factors

T

Thermal factors

rapid thermal processing of semiconductor wafers; thermal and stress analysis. *Lord, H. A., T-SEM Aug 88 105–114*

V

VLSI (very large-scale integration); cf. Fabrication, VLSI

Y

Yield analysis

submicrometer devices; yield scaling laws. *Ferris-Prabhu, Albert V., T-SEM May 88 49–61*

Now with
online-compatible
subject headings!



COVERAGE

The 1987 Index is all you need to access all of the technical publications of the IEEE, the world's leading source of information in electrical/electronics/computer science and engineering. In two volumes, the 1987 Index quickly provides you with references to all IEEE-published papers, articles, and other communications, which in 1987 totaled over 148,000 pages. Included are:

- Technical Periodicals Papers
- Conference Papers
- IEEE PRESS Books
- Technical Items from IEEE Magazines
- IEEE and ANSI/IEEE Standards
- Tutorials and Special Publications

STRUCTURE

Important information on complete publications—everything you need to fully identify and order IEEE conference records, standards etc.—is summarized in extensive listings of Indexed Publications (Volume 1). Information about individual papers is accessible by both author (Volume 1), and subject (Volume 2).

The Subject Index Headings List has been revised for 1987 to take into account the increasing use of online databases. The new set of subject headings closely parallels the controlled-vocabulary terms applied by INSPEC to all the abstracts in its database, which covers the world-wide technical literature in IEEE's subject areas. This will greatly simplify the task of finding other articles on topics that interest you.

The 1987 Index to IEEE Publications

There is simply no substitute for the aware professional requiring detailed information in electrical science and engineering.

ACCESS OVER 60,000 PERIODICAL PAGES

The 1987 Index to IEEE Publications allows you quick access to highly cited, high-impact journals covering over 45 fields of specialization, such as biomedicine... geoscience... nuclear and plasma science... pattern analysis... magnetics... computer graphics. In 1987, published materials totaled over 60,000 pages.

ACCESS OVER 85,000 NONPERIODICAL PAGES

The Index also cites all published papers presented at over 150 major IEEE-sponsored conferences held worldwide during the year—PLUS all new IEEE and ANSI/IEEE Standards, IEEE PRESS books and various other IEEE non-periodicals. In 1987, IEEE's book publishing program accounted for over 85,000 pages.

LISTS OVER 24,000 TECHNICAL ITEMS— CONTAINS OVER 200,000 ENTRIES HELPS YOU PLAN YOUR ONLINE SEARCH STRATEGY

Our annual Index is the only index that covers the totality of IEEE technical publishing.

Year	Order Number	List Price	IEEE/AIP Member Price
1987	JH88534	\$245.00	\$150.00
1986	JH83352	\$220.00	\$120.00
1985	JH78287	\$200.00	\$100.00
1984	JH73411	\$200.00	\$100.00
1983	JH68916	\$190.00	\$100.00

To order the Index to IEEE Publications, please give title, year, order number, and price. You may charge your order to VISA, MasterCard/Eurocard, Diners Club, or American Express. (Be sure to include card name, number, and expiration date.) Shipping and handling charges: For orders totaling \$75.01 to \$100.00 add \$6.00; \$100.01 to \$200.00 add \$8.00; over \$200.00 add \$15.00. New Jersey residents, please add 6% sales tax. Mail your order to:

IEEE SERVICE CENTER, Publications Sales
P.O. Box 1331, 445 Hoes Lane, Piscataway, NJ 08855-1331
Invoice Orders: (201) 981-1393. Credit Card Orders: (201) 981-9531



The Institute of Electrical and
Electronics Engineers, Inc.